PicoRV32
productionA size-optimized RISC-V CPU that fits in a corner of your FPGA.
Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.
Verification
We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.
- 4,244 GitHub stars
About
A CPU core implementing the RISC-V RV32IMC instruction set, tuned to be small and to reach high clock rates rather than high IPC. It has a native memory interface plus optional AXI4-Lite and a pico-coprocessor interface, making it a popular drop-in soft core for auxiliary and control tasks. Maintained under the YosysHQ umbrella and a common companion to the open synthesis flow.