ZipCPU

stable

A small, light, pipelined RISC soft-core with a rigorous pedigree.

Install with lfpga lfpga add zipcpu

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseGPL-3.0
Languagesverilog
Interfaceswishbone, axi4
Targetsdevice-agnostic
CategoryCPU

Source on GitHub → Docs / homepage

Verification

We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/zipcpu/badge.svg)](https://libfpga.com/cores/zipcpu)

About

A compact 32-bit RISC CPU from the author of the widely respected ZipCPU blog, built with an emphasis on formal verification and clean bus behaviour. It is small enough for real FPGA use, well documented, and a superb study in how to design and prove a CPU properly.

cpuriscpipelinedwishboneformal

Related cores

mor1kx An OpenRISC 1000 processor core. cpu · ★ 586 PicoRV32 A size-optimized RISC-V CPU that fits in a corner of your FPGA. cpu · ★ 4,244 Rocket Chip The Chisel generator behind a whole family of RISC-V SoCs. cpu · ★ 3,807 VexRiscv An FPGA-friendly, highly configurable 32-bit RISC-V, built in SpinalHDL. cpu · ★ 3,181 CVA6 (Ariane) A 6-stage 64-bit RISC-V core that boots Linux. cpu · ★ 2,995 DarkRISCV A minimal RISC-V core written from scratch in one night. cpu · ★ 2,581