core_jpeg

stable

A high-throughput JPEG decoder in Verilog.

Install with lfpga lfpga add core-jpeg

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseApache-2.0
Languagesverilog
Interfacesaxi-stream
Targetsdevice-agnostic
Categoryvideo

Verification

Signals earned by running the open toolchain against the public source. This listing is not yet owner-claimed; the badges reflect our build, not a maintainer's declaration. This is the registry's whole point: know it works before you clone it.

✓ Lints clean Testbench passes ✓ Synthesizes Formally proven Converts to RTL

Last checked 2026-07-05 by the LibFPGA toolchain.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/core-jpeg/badge.svg)](https://libfpga.com/cores/core-jpeg)

About

A high-throughput hardware JPEG decoder from ultraembedded: baseline JPEG in, pixels out, at a pixel per clock. Handy for camera pipelines and displays where decoding in software would never keep up.

jpegdecoderimagecodec