core_jpeg
stableA high-throughput JPEG decoder in Verilog.
Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.
LicenseApache-2.0
Languagesverilog
Interfacesaxi-stream
Targetsdevice-agnostic
Categoryvideo
Verification
We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.
- 275 GitHub stars
About
A high-throughput hardware JPEG decoder from ultraembedded: baseline JPEG in, pixels out, at a pixel per clock. Handy for camera pipelines and displays where decoding in software would never keep up.