secworks/aes
stableA clean Verilog AES block cipher (128/256-bit).
Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.
LicenseBSD-2-Clause
Languagesverilog
Targetsdevice-agnostic
Categorycrypto
Verification
We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.
- 452 GitHub stars
About
A readable, well-tested Verilog implementation of the AES block cipher (128 and 256-bit keys) per NIST FIPS 197, from the prolific secworks crypto-core collection. A solid drop-in when you need symmetric encryption in hardware and want a core you can actually audit.