secworks/chacha

stable

A hardware implementation of the ChaCha stream cipher.

Install with lfpga lfpga add secworks-chacha

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseBSD-2-Clause
Languagesverilog
Targetsdevice-agnostic
Categorycrypto

Verification

Signals earned by running the open toolchain against the public source. This listing is not yet owner-claimed; the badges reflect our build, not a maintainer's declaration. This is the registry's whole point: know it works before you clone it.

✓ Lints clean Testbench passes ✓ Synthesizes Formally proven Converts to RTL

Last checked 2026-07-05 by the LibFPGA toolchain.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/secworks-chacha/badge.svg)](https://libfpga.com/cores/secworks-chacha)

About

A Verilog implementation of the ChaCha stream cipher, again from Secworks. ChaCha is fast, modern, and constant-time friendly, a good fit for line-rate encryption on an FPGA where AES might be heavier than you need.

chachaciphercryptosecurity