seldridge Verilog Blocks

beta

Reusable Verilog blocks including pipelined square root and integer divider.

Install with lfpga lfpga add seldridge-verilog

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseApache-2.0
Languagesverilog
Targetsdevice-agnostic
Categorymaths

Verification

We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/seldridge-verilog/badge.svg)](https://libfpga.com/cores/seldridge-verilog)

About

A collection of reusable Verilog building blocks whose arithmetic modules include a fixed-point pipelined square root and a pipelined integer divider, alongside other utility primitives. Useful as compact, self-contained arithmetic components.

sqrtdividerfixed-pointpipelinedmaths