ZipCPU CORDIC Generator

stable

Configurable CORDIC core generator for sine, cosine and vector rotation.

Install with lfpga lfpga add zipcpu-cordic

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseLGPL-3.0
Languagesverilog
Targetsdevice-agnostic
Categorymaths

Source on GitHub → Docs / homepage

Verification

We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/zipcpu-cordic/badge.svg)](https://libfpga.com/cores/zipcpu-cordic)

About

A generator that produces configurable CORDIC based Verilog cores in rotation and vectoring modes, for sine/cosine, polar to rectangular conversion, and phase rotation. It comes with ZipCPU's detailed write-ups and is a well documented reference for CORDIC on FPGAs.

cordicsine-cosinetrigonometricgeneratormaths

Related cores

PACoGen Posit arithmetic core generator: parameterized Verilog adder, multiplier, divider. maths · ★ 81 dawsonjon/fpu A synthesizable IEEE-754 floating-point unit. maths · ★ 744 seldridge Verilog Blocks Reusable Verilog blocks including pipelined square root and integer divider. maths · ★ 626 CVFPU (FPnew) A parametric floating-point unit for RISC-V and transprecision. maths · ★ 621 Berkeley HardFloat Parameterized IEEE 754 floating-point units (FMA, conversions) in Chisel. maths · ★ 385 PoC Library A VHDL IP library with arithmetic units: dividers, square root and prefix adders. maths · ★ 83