Gemmini

production

Berkeley's systolic-array generator for ML accelerators.

Install with lfpga lfpga add gemmini

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseUnspecified
Languageschisel
Targetsdevice-agnostic
Categoryaccelerator

Source on GitHub →

Verification

We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/gemmini/badge.svg)](https://libfpga.com/cores/gemmini)

About

A parameterized systolic-array generator in Chisel that produces matrix-multiply accelerators, tightly coupled to a RISC-V (Rocket/BOOM) host via RoCC. Gemmini is the canonical open platform for studying and building ML hardware accelerators, and has been taped out in real silicon. Part of Berkeley's Chipyard ecosystem, check the repository for licensing before reuse.

systolic-arraymatrixmlacceleratorchiselrocc

Related cores

Saturn A Chisel implementation of the ratified RISC-V Vector 1.0 spec. accelerator · ★ 152 Nyuzi Processor An open GPGPU architecture for graphics and parallel compute. accelerator · ★ 2,204 NVDLA NVIDIA's open Deep Learning Accelerator, in RTL. accelerator · ★ 2,111 Ara A 64-bit RISC-V Vector (RVV) unit from PULP. accelerator · ★ 529 Rocket Chip The Chisel generator behind a whole family of RISC-V SoCs. cpu · ★ 3,807 SonicBOOM (riscv-boom) The Berkeley out-of-order RISC-V machine. cpu · ★ 2,195