FPGA core registry

Share your core Registry insights → For IP vendors →

A curated directory of open FPGA IP cores, with a quality signal you can trust: many listings carry earned badges from our open toolchain, lints clean, testbench passes, synthesizes, formally proven. Filter by what you actually need.

84 curated open cores across 20 categories. Badges are earned only where LibFPGA has actually run the checks; the rest are marked verification pending. Own a listed repo? Claim it by manifest file or GitHub sign-in.

Want our own building blocks? The libfpga library is a first-party, formally-verified collection listed right here in the registry. Prefer to learn a pattern hands-on first? Try the runnable recipes.

Browse by category

all 84 cpu 15maths 7memory 7retro 6video 6accelerator 5audio 4interconnect 4soc 4usb 4crypto 3debug 3dsp 3networking 3automotive 2camera 2library 2sensor 2example 1motor 1

All cores

clear

Popular: risc-vcpumathsretrorv32chiselsecurityvideowishboneaudiocdcconsoledebugdspgeneratormac

5 of 84 cores

Gemmini

production

Berkeley's systolic-array generator for ML accelerators.

chisel Unspecified
★ 1,380 verification pending

NVDLA

production

NVIDIA's open Deep Learning Accelerator, in RTL.

verilog NVDLA Open License
★ 2,111 verification pending

Ara

stable

A 64-bit RISC-V Vector (RVV) unit from PULP.

systemverilog Solderpad-0.51
★ 529 verification pending

Nyuzi Processor

stable

An open GPGPU architecture for graphics and parallel compute.

systemverilog Apache-2.0
★ 2,204 verification pending

Saturn

stable

A Chisel implementation of the ratified RISC-V Vector 1.0 spec.

chisel BSD-3-Clause
★ 152 verification pending