Saturn
stableA Chisel implementation of the ratified RISC-V Vector 1.0 spec.
Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.
LicenseBSD-3-Clause
Languageschisel
Targetsdevice-agnostic
Categoryaccelerator
Verification
We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.
- 152 GitHub stars
About
A Berkeley Chisel implementation of the ratified RISC-V Vector 1.0 extension, designed as a flexible, area-efficient vector unit that integrates with the Rocket and Shuttle cores. A clean, modern reference for the finalized RVV standard rather than a draft.