fpga-neuron

stable

An educational neural network on an FPGA, from a single neuron to an XOR net.

Install with lfpga lfpga add fpga-neuron

✓ Claimed by @libfpga. This listing is owner-controlled via a libfpga.yaml manifest in the repository.

LicenseMIT
Languagesverilog
Targetsdevice-agnostic
Categoryexample

Source on GitHub → Docs / homepage

Verification

Signals earned by running the open toolchain against the public source. This is the registry's whole point: know it works before you clone it.

✓ Lints clean ✓ Testbench passes ✓ Synthesizes Formally proven Converts to RTL

Last checked 2026-07-05 by the LibFPGA toolchain.

Runs our toolchain against your declared sources.
Show it off in your README: lfpga registry status [![lfpga](https://libfpga.com/cores/fpga-neuron/badge.svg)](https://libfpga.com/cores/fpga-neuron)

About

An educational walkthrough: train a tiny MLP to solve XOR in dependency-free Python, quantize it to Q4.4 fixed point, and synthesize a fully combinational network (832 LUT4s, zero flip-flops) proven correct against a bit-exact software model on all 293 test vectors. Includes schematics, a training-loss plot, and float-vs-fixed decision-boundary heatmaps. The building blocks behind libfpga's neural micro-kit, shown by hand.

neuralmacrelueducationalxor

Related cores

libfpga ✓ Verified reusable Verilog building blocks for FPGA designs. library libfpga-myhdl ✓ The same building blocks in MyHDL, hardware described in Python. library verilog-ethernet ✓ Ethernet MAC and UDP/IP stack components in Verilog. networking · ★ 3,018 DarkRISCV A minimal RISC-V core written from scratch in one night. cpu · ★ 2,581 Project F Exciting open-source FPGA graphics and video designs to build on. video · ★ 781 LiteEth A small-footprint, configurable Ethernet core. networking · ★ 286