LiteEth

stable

A small-footprint, configurable Ethernet core.

Install with lfpga lfpga add liteeth

Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.

LicenseBSD-2-Clause
Languagesmigen, python
Interfacesaxi-stream, wishbone
Targetsdevice-agnostic
Categorynetworking

Source on GitHub →

Verification

We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.

Maintain this core? Add the badge: lfpga registry status [![lfpga](https://libfpga.com/cores/liteeth/badge.svg)](https://libfpga.com/cores/liteeth)

About

A compact, configurable Ethernet core (MAC plus a lightweight UDP/IP stack) from the LiteX family. Pairs naturally with LiteDRAM and a LiteX SoC to get a networked FPGA design up quickly, in clean Migen.

ethernetmacudpnetworkingmigenlitex

Related cores

verilog-ethernet ✓ Ethernet MAC and UDP/IP stack components in Verilog. networking · ★ 3,018 Corundum An open-source FPGA-based NIC and platform for in-network compute. networking · ★ 2,384 LiteDRAM A small-footprint, configurable DRAM controller. memory · ★ 521 fpga-neuron ✓ An educational neural network on an FPGA, from a single neuron to an XOR net. example libfpga-myhdl ✓ The same building blocks in MyHDL, hardware described in Python. library LiteX Build your hardware easily: a Python-based SoC builder. soc · ★ 3,975