LiteDRAM
stableA small-footprint, configurable DRAM controller.
Indexed from a public source and curated by LibFPGA. Own this project? Claim it by adding a manifest file to your repo.
LicenseBSD-2-Clause
Languagesmigen, python
Interfaceswishbone, axi4
Targetsdevice-agnostic
Categorymemory
Verification
We have not run this core through the LibFPGA toolchain yet, so it carries no earned badges. Many of these projects have strong verification of their own. Claim the listing to run our checks.
- 521 GitHub stars
About
A configurable DRAM controller (DDR2/3/4, LPDDR and more) from the LiteX family, written in Migen. Getting external memory working is one of the hardest parts of a real SoC, and LiteDRAM makes it a solved, portable component across a huge range of boards.