FPGA core registry

Share your core Registry insights → For IP vendors →

A curated directory of open FPGA IP cores, with a quality signal you can trust: many listings carry earned badges from our open toolchain, lints clean, testbench passes, synthesizes, formally proven. Filter by what you actually need.

84 curated open cores across 20 categories. Badges are earned only where LibFPGA has actually run the checks; the rest are marked verification pending. Own a listed repo? Claim it by manifest file or GitHub sign-in.

Want our own building blocks? The libfpga library is a first-party, formally-verified collection listed right here in the registry. Prefer to learn a pattern hands-on first? Try the runnable recipes.

Browse by category

all 84 cpu 15maths 7memory 7retro 6video 6accelerator 5audio 4interconnect 4soc 4usb 4crypto 3debug 3dsp 3networking 3automotive 2camera 2library 2sensor 2example 1motor 1

All cores

clear

Popular: risc-vcpumathsretrorv32chiselsecurityvideowishboneaudiocdcconsoledebugdspgeneratormac

8 of 84 cores

core_jpeg

stable

A high-throughput JPEG decoder in Verilog.

verilog Apache-2.0
✓ Lints clean ✓ Synthesizes

verilog-ethernet

stable

Ethernet MAC and UDP/IP stack components in Verilog.

verilog MIT
✓ Lints clean ✓ Synthesizes

verilog-uart

stable

A simple, widely-used Verilog UART with an AXI-Stream interface.

verilog MIT
✓ Lints clean ✓ Synthesizes

Corundum

stable

An open-source FPGA-based NIC and platform for in-network compute.

verilog BSD-2-Clause
★ 2,384 verification pending

FPGA-JPEG-LS-encoder

stable

A lossless JPEG-LS image encoder in Verilog.

verilog GPL-3.0
★ 331 verification pending

intfftk

stable

A fully pipelined integer radix-2 FFT / IFFT IP core.

vhdl GPL-3.0
★ 97 verification pending

LiteEth

stable

A small-footprint, configurable Ethernet core.

migenpython BSD-2-Clause
★ 286 verification pending

verilog-pcie

stable

PCI Express interface components for FPGAs, in Verilog.

verilog MIT
★ 1,619 verification pending