FPGA core registry

Share your core Registry insights → For IP vendors →

A curated directory of open FPGA IP cores, with a quality signal you can trust: many listings carry earned badges from our open toolchain, lints clean, testbench passes, synthesizes, formally proven. Filter by what you actually need.

84 curated open cores across 20 categories. Badges are earned only where LibFPGA has actually run the checks; the rest are marked verification pending. Own a listed repo? Claim it by manifest file or GitHub sign-in.

Want our own building blocks? The libfpga library is a first-party, formally-verified collection listed right here in the registry. Prefer to learn a pattern hands-on first? Try the runnable recipes.

Browse by category

all 84 cpu 15maths 7memory 7retro 6video 6accelerator 5audio 4interconnect 4soc 4usb 4crypto 3debug 3dsp 3networking 3automotive 2camera 2library 2sensor 2example 1motor 1

All cores

clear

Popular: risc-vcpumathsretrorv32chiselsecurityvideowishboneaudiocdcconsoledebugdspgeneratormac

15 of 84 cores

CV32E40P

production

An industrial-grade 32-bit RISC-V embedded core from OpenHW.

systemverilog Solderpad-0.51
★ 1,258 verification pending

CVA6 (Ariane)

production

A 6-stage 64-bit RISC-V core that boots Linux.

systemverilog Solderpad-0.51
★ 2,995 verification pending

CVFPU (FPnew)

production

A parametric floating-point unit for RISC-V and transprecision.

systemverilog Apache-2.0
★ 621 verification pending

FX68K

production

A cycle-accurate Motorola 68000 CPU core.

systemverilog GPL-3.0
★ 166 verification pending

Ibex

production

A small, production 32-bit RISC-V core with serious verification behind it.

systemverilog Apache-2.0
★ 1,944 verification pending

riscv-dbg

production

The standard open RISC-V debug module and JTAG transport.

systemverilog Solderpad-0.51
★ 314 verification pending

Ara

stable

A 64-bit RISC-V Vector (RVV) unit from PULP.

systemverilog Solderpad-0.51
★ 529 verification pending

hdl-util/hdmi

stable

Send true HDMI video and audio from an FPGA, no IP licence.

systemverilog MIT
★ 1,280 verification pending

hdl-util/mipi-csi-2

stable

Capture MIPI CSI-2 video from a Raspberry Pi Camera on an FPGA.

systemverilog MIT
★ 76 verification pending

NES (MiSTer)

stable

A Nintendo Entertainment System core for MiSTer.

systemverilog GPL-3.0
★ 200 verification pending

Nyuzi Processor

stable

An open GPGPU architecture for graphics and parallel compute.

systemverilog Apache-2.0
★ 2,204 verification pending

Project F

stable

Exciting open-source FPGA graphics and video designs to build on.

systemverilog MIT
★ 781 verification pending

VeeR EH1

stable

A dual-issue, in-order RISC-V core (formerly SweRV).

systemverilog Apache-2.0
★ 952 verification pending

OpenTitan

beta

An open-source silicon root of trust (secure element).

systemverilog Apache-2.0
★ 3,507 verification pending

SV_DSM_CORE

beta

A synthesizable delta-sigma modulator IP core.

systemverilog MIT
★ 2 verification pending